

INTEGRATED CIRCUIT CAPACITORS  
HAVING DOPED HSG ELECTRODES

Cross-Reference to Related Application

This application is a divisional of U.S. Application Serial No. 09/735,244,  
filed December 12, 2000, which is a continuation of U.S. Application Serial No.  
09/036,356, filed March 6, 1998, now U.S. Patent No. 6,218,260, the disclosures of  
5 which are hereby incorporated herein by reference.

Field of the Invention

The present invention relates to methods of forming integrated circuits and  
circuits formed thereby, and more particularly to methods of forming integrated  
10 circuit capacitors and capacitors formed thereby.

Background of the Invention

The demand for higher capacity semiconductor memory devices has resulted  
in improved techniques to form memory devices and structures therein at higher  
15 levels of integration. However, because higher levels of integration typically require  
memory devices having smaller unit cell size, the area occupied by a cell capacitor in  
a memory device, such as a DRAM device, may have to be reduced significantly. As  
will be understood by those skilled in the art, this reduction in cell capacitor area can  
degrade memory cell performance at low voltages and adversely impact soft-error rate  
20 (SER) caused by  $\alpha$ -particle radiation.

Conventional methods of increasing cell capacitor area include forming cell  
capacitor electrodes (e.g., storage electrodes) with hemispherical grain (HSG) silicon  
surface layers. For example, a conventional method of forming HSG silicon surface  
layers on cell capacitor electrodes is disclosed in U.S. Patent No. 5,407,534 to  
25 Thakur. However, while capacitors having HSG surface layers therein (hereinafter  
“HSG capacitors”) have manifested enhanced capacitance in high density integrated  
circuits, HSG capacitors may lack stability and may incur performance degradation  
over the lifetime of an integrated circuit memory device. Studies have shown that the  
capacitance of a conventional HSG capacitor can vary greatly with respect to the

polarity of a voltage applied across the capacitor's electrodes. In particular, when the voltage between the upper and lower electrodes of a HSG capacitor switches polarity from a positive value to a negative value and becomes reverse biased (during such operations as reading and writing operations), a significant drop in capacitance may be observed. For example, FIG. 2 illustrates a capacitance response curve of a conventional HSG capacitor when a voltage is applied across its upper and lower electrodes. As shown, the maximum capacitance ( $C_{max}$ ) is obtained when the potential difference across the electrodes is positive. Yet, when the potential difference is driven to a negative value, the capacitance gradually drops. In fact, at a negative value of -1.5V, the capacitance is at a minimum ( $C_{min}$ ), reaching only about 55% of  $C_{max}$ .

#### Summary of the Invention

It is therefore an object of the present invention to provide improved methods of forming integrated circuit capacitors and capacitors formed thereby.

It is still another object of the present invention to provide integrated circuit capacitors having electrodes with increased surface area, and capacitors formed thereby.

It is yet another object of the present invention to provide methods of forming integrated circuit capacitors having uniform capacitance characteristics when reversed and forward biased, and capacitors formed thereby.

It is still another object of the present invention to provide methods of forming integrated circuits having capacitors therein with improved long-term reliability, and capacitors formed thereby.

These and other objects, advantages and features of the present invention are provided by methods which include the steps of forming a lower electrode of a capacitor by forming a conductive layer pattern (e.g., silicon layer) on a semiconductor substrate and then forming a hemispherical grain (HSG) silicon surface layer of first conductivity type on the conductive layer pattern. The inclusion of a HSG silicon surface layer on an outer surface of the conductive layer pattern increases the effective surface area of the lower electrode for a given lateral dimension. The HSG silicon surface layer is also preferably sufficiently doped with first conductivity type dopants (e.g., N-type) to minimize the size of any depletion layer which may be formed in the lower electrode when the capacitor is reverse biased

and thereby improve the capacitor's characteristic  $C_{min}/C_{max}$  ratio. A diffusion barrier layer (e.g., silicon nitride) is also formed on the lower electrode and then a dielectric layer is formed on the diffusion barrier layer. The diffusion barrier layer is preferably made of a material of sufficient thickness to prevent reaction between the dielectric layer and the lower electrode and also prevent out-diffusion of dopants from the HSG silicon surface layer to the dielectric layer. The dielectric layer is also preferably formed of a material having high dielectric strength to increase capacitance.

According to a preferred aspect of the present invention, the step of forming a HSG silicon surface layer comprises seeding an upper surface of the conductive layer pattern with silicon seed crystals and then growing the seed crystals as single crystal grains. Steps are also performed to anneal the conductive layer pattern and then dope the HSG silicon surface layer with N-type dopants provided by a phosphine gas source. This doping step may be performed in a rapid thermal processing (RTP) apparatus and is preferably performed so that the HSG silicon surface layer has an N-type conductivity which exceeds the N-type of a portion of the conductive layer pattern extending adjacent the semiconductor substrate. This higher conductivity inhibits the formation of a depletion layer in the lower electrode when the capacitor is reverse biased. The diffusion barrier layer may also be doped in-situ with first conductivity type dopants to further prevent any reduction in the conductivity of the HSG silicon surface layer caused by out-diffusion of dopants to the dielectric layer. In addition, the diffusion barrier layer may be formed as a composite of a first silicon nitride layer formed by rapid thermal nitridation (RTN) and a second silicon nitride layer formed by chemical vapor deposition (CVD). The dielectric layer may also be formed of a high dielectric material such as tantalum oxide. In particular, the dielectric layer is preferably formed by forming multiple thin layers of tantalum oxide and then densifying each of the layers individually to improve the characteristics of the dielectric layer and underlying silicon nitride diffusion barrier layer.

### Brief Description of the Drawings

FIG. 1A is a flow chart of steps, which illustrate methods of forming capacitors according to a preferred embodiment of the present invention.

FIG. 1B is a cross-sectional illustration of an integrated circuit memory device having hemispherical grain (HSG) capacitors therein formed in accordance with the methods illustrated by FIG 1A.

FIG. 2 is a graphical illustration of a capacitance response curve of a  
5 conventional HSG capacitor.

FIGS. 3A-3C are three-dimensional graphical illustrations of capacitance versus a plurality of processing conditions, for HSG capacitors formed in accordance with the present invention.

FIG. 4 is a graphical illustration of a capacitance response curve (4a) of a  
10 conventional HSG capacitor and a capacitance response curve (4b) of a HSG capacitor formed in accordance with the present invention.

FIG. 5 is a graphical illustration of capacitance response curves for HSG capacitors formed in accordance with the present invention.

FIG. 6 is a graphical illustration of a capacitance response curve for a HSG  
15 capacitor formed in accordance with the present invention.

FIG. 7 illustrates comparative graphs of dopant impurity concentration (y-axis) versus diffusion depth (x-axis) for a crystallized conductive layer pattern (7b) and a noncrystallized conductive layer pattern (7a).

FIG. 8 is a plan view of a multi-chamber processing apparatus for performing  
20 processing steps in accordance with the present invention.

FIGS. 9A and 9B are cross-sectional views of intermediate capacitor structures that illustrate methods of forming HSG capacitors in accordance with the present invention.

FIGS. 10-12 are graphical illustrations of capacitance response curves for  
25 HSG capacitors formed in accordance with various embodiments of the present invention.

#### Description of Preferred Embodiments

The present invention will now be described more fully hereinafter with  
30 reference to the accompanying drawings, in which preferred embodiments of the invention are shown. This invention may, however, be embodied in different forms and should not be construed as limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the

drawings, the thickness of layers and regions are exaggerated for clarity. It will also be understood that when a layer is referred to as being "on" another layer or substrate, it can be directly on the other layer or substrate, or intervening layers may also be present. Like numbers refer to like elements throughout. Moreover, the terms "first conductivity type" and "second conductivity type" refer to opposite conductivity type such as P or N-type; however, each embodiment described and illustrated herein includes its complementary embodiment as well.

Referring now to FIGS. 1A and 1B, methods of forming capacitors in accordance with a preferred embodiment of the present invention and memory devices embodying capacitors formed thereby, will be described. In particular, a cross-sectional illustration of an integrated circuit memory device containing memory cells therein with HSG capacitors formed in accordance with the methods of FIG. 1A, is best illustrated by FIG. 1B. The integrated circuit memory device comprises a semiconductor substrate **2** of second conductivity type (e.g., P-type) having field oxide isolation layers **4A** and **4B** therein which define an active region **3** in which a pair of access transistors **5A** and **5B** is formed. Each of the transistors **5A** and **5B** contains a source region **6** of first conductivity type (e.g., N-type) in the active region **3**. A first conductivity type common drain region **8** is also formed in the active region **3**. The common drain region **8** is spaced from the source regions **6** by respective channel regions **7** which extend opposite the gate electrodes of the access transistors **5A** and **5B**. Gate oxide layers **9** of the access transistors **5A** and **5B** are also formed on the respective channel regions **7**. Insulated gate electrodes **10** are also provided for controlling the conductivity of the channel regions **7** in response to respective word line signals. Each of the gate electrodes **10** is preferably a composite of a polysilicon layer **11** and a respective refractory metal silicide layer **12**. Sidewall insulating layers **13** are also formed on opposing sidewalls of each gate electrode **10**. Polycide layers **14** which may be patterned as word lines, are also preferably provided on the field oxide isolation regions **4A** and **4B**. As illustrated, a first interlayer insulating layer **15** is provided as a first passivation layer. A via hole **17** is also formed in the first interlayer insulating layer **15** to expose a portion of the surface of the common drain region **8**. A conductive plug **16** made of doped polysilicon (or tungsten) is provided in the via hole **17**, in ohmic contact with the common drain region **8**. The conductive plug **16** is also in contact with a bit line **18** which may be made of doped polysilicon, a refractory metal, polycide or silicide, for example. A second interlayer insulating

layer **19** is provided as a second passivation layer. The second interlayer insulating layer **19** covers the bit line **18** and the first interlayer insulating layer **15**. Additional via holes **20** (each of which exposes a portion of the surface of a respective source region **6**) are also provided. These holes extend through the first and second  
5 interlayer insulating layers **15** and **19**, as illustrated.

Each of the illustrated memory cells also comprises a storage capacitor having a lower electrode electrically coupled to a respective source region **6**. As described more fully hereinbelow, the lower electrode **21** of each storage capacitor includes a composite of a polysilicon layer **21a** of first conductivity type and a hemispherical  
10 grain (HSG) silicon surface layer that has a “rugged” surface. A diffusion barrier layer **22** is also formed on each lower electrode **21**, to prevent out-diffusion of dopant impurities from the lower electrode **21** to an upper dielectric layer **23**. The barrier layer **22** also inhibits chemical reaction between the lower electrode **21** (including the HSG surface layer **21b**) and the dielectric layer **23** (e.g., a Ta<sub>2</sub>O<sub>5</sub> layer). To complete  
15 the storage capacitor, a conductive upper electrode layer **24** is formed on the dielectric layer **23**.

Referring now to FIG. 1A, preferred methods of forming HSG capacitors include the step of forming a conductive layer pattern **21a** on a semiconductor substrate **2**, Block 1a. The conductive layer pattern **21a** may initially comprise a  
20 single amorphous silicon (a-Si) layer or a composite of a polycrystalline silicon layer (in contact with the semiconductor substrate **2**) and an amorphous silicon layer on the polycrystalline silicon layer. During formation, the conductive layer pattern **21a** is preferably doped in-situ with a first conductivity type impurity (e.g. N-type), however, steps may also be performed to dope the conductive layer pattern **21a** after  
25 it has been formed. This first conductivity type dopant impurity may be phosphorus (P) or similar N-type dopant. According to a preferred aspect of the present invention, the conductive layer pattern **21a** is doped to have a first conductivity type impurity concentration therein which is no greater than about  $1.0 \times 10^{20}$  dopant  
impurities/cm<sup>3</sup>. A step may also be performed to fully activate the dopant impurities.  
30 As will be understood by those skilled in the art, the magnitude of the dopant impurity concentration in the conductive layer pattern **21a** is inversely proportional to the sheet resistance of the conductive layer pattern **21a**. For the present invention, an impurity concentration of about  $3.7 \times 10^{19}$  impurities/cm<sup>3</sup> in the conductive layer pattern **21a** is

appropriate for a conductive layer pattern **21a** having a thickness of about 8,000Å and a sheet resistance of about 36 Ω/cm<sup>2</sup>.

Referring now to Block 1b in FIG. 1A, after the conductive layer pattern **21a** has been formed, a cleaning step is performed to remove contaminants, if any, from the exposed surfaces of the conductive layer pattern **21a**. In particular, the cleaning step may be performed to remove any native oxide film (not shown), which may have formed on the exposed surfaces. The cleaning step may include exposing the conductive layer pattern **21a** to a wet cleaning agent such as a hydrofluoric acid (HF) solution or buffered oxide etchant (BOE). Although less preferred, this cleaning step may be omitted. As illustrated best by Block 1c, a step is then performed to increase the exposed surface area of the conductive layer pattern **21a** by forming a hemispherical grain silicon (HSG) surface layer **21b** on the conductive layer pattern **21a**. In particular, the HSG layer **21b** may be formed by loading the substrate **10** into a reaction chamber and maintaining an ultra-high vacuum of less than about 10<sup>-6</sup> torr therein while simultaneously exposing the conductive layer pattern **21a** to an injected silane (SiH<sub>4</sub>) or disilane (Si<sub>2</sub>H<sub>6</sub>) gas so that a high concentration of silicon seed crystals can be formed as silicon nuclei on the surface of the conductive layer pattern **21a**. Flow of the injected silicon containing gas is then terminated. The seed crystals are then grown at a preferred temperature in a range between about 560 and 620°C. This growth step may have a duration of sufficient length so that an average grain size of 1000Å may be achieved from the seed crystals. As will be understood by those skilled in the art, other conventional techniques to form and grow silicon seed crystals as single crystal grains may also be used to increase the effective surface area of the conductive layer pattern **21a**.

As determined by the inventors herein, the size and uniformity of the single crystal grains in the HSG surface layer **21b** may be influenced by, among other things, the concentration of dopant impurities in the conductive layer pattern **21a**. In particular, an inverse relationship was determined by the inventors between the impurity concentration in the conductive layer pattern **21a** and the size and uniformity of the resulting single crystal grains. Thus, by at least initially limiting the concentration of first conductivity type dopant impurities in the conductive layer pattern **21a**, the surface area of a lower capacitor electrode **21** comprising the conductive layer pattern **21a** and HSG surface layer **21b** thereon may be increased.

As illustrated best by Block 1d, the conductive layer pattern **21a** and the seeded HSG surface layer **21b** thereon are then annealed at a preferred temperature in a range between about 550 to 900°C. In particular, the conductive layer pattern **21a** and seeded HSG surface layer **21b** are preferably annealed at a temperature of about 800°C for about 30 minutes, to crystallize the amorphous conductive layer pattern **21a** as a polycrystalline layer. This step to anneal the conductive layer pattern **21a** as a polycrystalline layer also enhances the rate at which additional dopant impurities may be incorporated into the conductive layer pattern **21a** using such techniques as diffusion of dopant impurities. This enhanced rate of incorporation can be illustrated best by FIG. 7. In particular, FIG. 7 illustrates comparative graphs of dopant impurity concentration (y-axis) versus diffusion depth (x-axis) for a crystallized conductive layer pattern (7b) and a noncrystallized conductive layer pattern (7a). As illustrated, the dopant impurity concentration in the crystallized conductive layer pattern (7b) is greater at all diffusion depths than the dopant impurity concentration in the noncrystallized conductive layer pattern (7a).

Referring now to Block 1e of FIG. 1A, a cleaning step is again performed to remove contaminants, if any, from the exposed surfaces of the HSG surface layer **21b**. Like the cleaning step of Block 1b, the cleaning step of Block 1e is preferably performed to remove any native oxide film (not shown) which may have formed on the HSG surface layer **21b**. The cleaning step may include exposing the composite layer comprising the HSG surface layer **21b** and the now polycrystalline conductive layer pattern **21a** to a wet cleaning agent such as a hydrofluoric acid (HF) solution or buffered oxide etchant (BOE).

Referring now to Block 1f, the composite polycrystalline layer **21** containing the HSG surface layer **21b** and the crystallized (and doped) conductive layer pattern **21a** are then doped with a dopant impurity of first conductivity type. This first conductivity type dopant impurity may be an N-type dopant such as phosphorus (P). Techniques for doping the composite polycrystalline layer **21** may include ion-implantation followed by diffusion or a diffusion method using a liquid source such as POCl<sub>3</sub>. However, it may be difficult to achieve dopant uniformity near the surface of the composite polycrystalline layer **21** when ion implantation is performed because the sidewalls of the single crystal grains on the surface of the composite polycrystalline layer **21** may not receive uniform exposure to the substantially vertical ion implantation beam. Use of a liquid source such as POCl<sub>3</sub> is also not preferred



because such a source may cause the formation of a glassy layer if chemical reaction between the liquid source compound and the silicon in the composite layer occurs.

Instead, a preferred technique for doping the composite polycrystalline layer 21 includes exposing the layer 21 to a phosphine ( $\text{PH}_3$ ) gas in a reaction chamber.

5 Here, a rapid thermal processing (RTP) apparatus may be used to ensure that integrity of the grain structure (e.g., size and uniformity) in the composite polycrystalline layer 21 is maintained during the doping step. In particular, the RTP apparatus is operated to provide a rapid ramp-up in temperature to a desired diffusion temperature ("sustainment temperature") and then sustain the desired diffusion temperature for a  
10 short duration (i.e., short sustainment period). As determined by the inventors herein, a slow ramp-up in temperature and/or a relatively long sustainment period using a furnace-type diffusion process may degrade the leakage and voltage breakdown characteristics of a subsequently formed capacitor comprising the composite polycrystalline layer 21. Accordingly, diffusion of the first conductivity type  
15 impurity (e.g., phosphorus) is preferably performed in a RTP processing apparatus, which is maintained at a pressure of about 120 torr and thermally ramped at a rate of  $10^\circ\text{C}/\text{sec}$  to a sustainment temperature of about  $800^\circ\text{C}$ . This sustainment temperature is maintained for about 300 seconds prior to ramp-down at a similar rate. The sustainment temperature may be selected at a level in a range between about 550 and  
20  $900^\circ\text{C}$  and the pressure in the RTP processing apparatus may be selected in a range between about 5 and 500 torr. The ramp-up rate may also be increased provided that the single crystal grains in the HSG surface layer 21b do not become deformed. During RTP processing, the flow rate of phosphine gas may be set at a rate of 270 sccm (standard cubic centimeters per minute) and a flow rate of hydrogen gas may be  
25 set at approximately 9.5 slm (standard liters per minute).

Using these preferred steps, a composite polycrystalline silicon layer 21 can be formed having a first conductivity type dopant concentration therein of about  $3 \times 10^{20}$  dopants/ $\text{cm}^3$  to a preferred depth from the upper surface of the composite layer 21. This depth is selected to prevent depletion layer expansion when the capacitor is  
30 reverse biased. At depths greater than the preferred depth (e.g.,  $50\text{\AA}$ ), the background dopant impurity concentration of less than about  $10^{20}$  dopants/ $\text{cm}^3$  will still be present. Instead of RTP processing, the dopant diffusion process may be performed for a relatively long sustainment duration (relative to RTP processing) in a LPCVD chamber, at a low pressure in a range between about 1 to 3 torr and at a temperature in

a range between about 650 and 850°C. Referring now to Block 1g, a diffusion barrier layer **22** (e.g.,  $\text{Si}_3\text{N}_4$ ) is then formed on the HSG surface layer **21b** to prevent out-diffusion of dopants from the HSG surface layer **21b**. This aspect of the present invention is more fully described hereinbelow with respect to FIGS. 9A-9B.

5 Referring now to Blocks 1h and 1i, a dielectric layer **23** and an upper electrode **24** are sequentially formed on the diffusion barrier layer **22**. Preferably, the barrier layer **22** and dielectric layer **23** are formed in the same RTP chamber following the doping of the HSG surface layer **21b**, in order to inhibit oxidation of the HSG surface layer **21b** and eliminate or at least reduce the duration of the cleaning steps. The  
10 diffusion barrier layer **22** and dielectric layer **23** may be formed of various dielectric materials including a nitride-oxide (NO) composite. Still other dielectrics include  $\text{TiO}_2$ ,  $\text{SrTiO}_3$ ,  $\text{BaTiO}_3$ ,  $(\text{Ba,Sr})\text{TiO}_3$  or  $\text{Pb}(\text{Zr,Ti})\text{O}_3$ , for example. When a nitride-oxide composite is used, the nitride portion of the composite is used as a diffusion barrier layer, as explained below.

15 Referring now to FIGS. 3A-3C and 4-6, graphical illustrations of capacitance curves for capacitors formed in accordance with the present invention, are provided. In particular, the data for the curves was obtained from capacitors formed from amorphous silicon conductive layer patterns **21a** having a surface area (increased by the HSG surface layer **21b**) of  $89,600 \mu\text{m}^2$  and an initial impurity concentration of  
20 about  $3.7 \times 10^{19}$  dopant impurities/ $\text{cm}^3$ . The nitride-oxide composite had an equivalent oxide thickness of about 50 Å, in a preferred range of thicknesses between about 40 Å to 70 Å.

Referring now to FIGS. 3A-3C, three-dimensional surface graphs are provided which illustrate variations in minimum capacitance ( $C_{\text{min}}$ ) of a HSG capacitor, as a  
25 function of processing conditions. The  $C_{\text{min}}$  condition was obtained by applying a voltage of -1.5 V to the upper electrode and grounding the lower electrode of the capacitor. FIGS. 3A-3C illustrate an iterative process for determining optimal RTP conditions for obtaining the most preferred HSG lower electrode. Parameters, such as RTP chamber pressure, flow rate of  $\text{PH}_3$ , temperature and sustainment duration were  
30 controlled. In FIG. 3A, the sustainment temperature and sustainment duration were fixed at about 800°C and 300 seconds, respectively. As illustrated by FIG. 3A, a significant change in  $C_{\text{min}}$  is observed as a function of pressure and a chamber pressure of about 120 torr should be maintained to obtain preferred  $C_{\text{min}}$  characteristics. A significant fall-off in  $C_{\text{min}}$  was also observed for pressures less

than 60 torr. FIG. 3A also illustrates that  $C_{min}$  is less sensitive to the phosphine flow rate relative to pressure. Nonetheless, a flow rate of 200 sccm or greater, preferably about 270 sccm, should be selected to achieve a high  $C_{min}$  value.

In FIG. 3B, the chamber pressure and sustainment duration were fixed at about 120 torr and 300 seconds, respectively. Like FIG. 3A, FIG. 3B shows that the dopant flow rate for phosphine has relatively minimal impact on the value of  $C_{min}$ , however, the value of  $C_{min}$  can be influenced significantly by the diffusion temperature and a sustained diffusion temperature of about 700°C or greater, such as 800°C, is preferred. In FIG. 3C, the chamber pressure and phosphine dopant flow rate were fixed at about 120 torr and 270 sccm, respectively. Based on FIG. 3C, a sustainment duration of 200 seconds or greater, preferably about 300 seconds, is preferred. In summary, FIGS. 3A-3C demonstrate that variations in processing parameters can significantly impact desired  $C_{min}$  values.

Referring now to FIG. 4, the capacitance of a conventional HSG capacitor (curve 4a) is compared to the capacitance of a capacitor formed in accordance with the present invention (curve 4b). The capacitance data of curve 4b was obtained from a preferred HSG capacitor processed using RTP doping at a sustainment temperature of about 800°C and at a chamber pressure of about 120 torr. The phosphine flow rate was also set at about 270 sccm and the sustainment duration was about 300 seconds. The results indicate that, for a range of voltages from  $C_{min}$  (-1.5V) to  $C_{max}$  (1.5V), higher and significantly more stable capacitance characteristics can be obtained for the HSG capacitor of the present invention (curve 4b) relative to a conventional HSG capacitor (curve 4a). In particular, FIG. 4 demonstrates that  $C_{min}$  for a conventional HSG capacitor (undoped) is about 0.8 nF, which is similar to a non-HSG capacitor. Thus, the increased surface area contributed by the conventional HSG lower electrode provided no real benefit when the source became reverse biased (i.e., at -1.5V). By contrast, the HSG capacitor of the present invention maintained a  $C_{min}/C_{max}$  (1.7nF/1.65nF) ratio of greater than 1.0, showing stable and greater capacitance over both the conventional planar and conventional HSG capacitors for the specified range of voltage. The results of FIG. 4 can be attributed to the greater concentration of impurity maintained in the lower HSG electrode in comparison to that of the upper electrode. The heavier concentration of impurity in the lower electrode, resulting from the preferred second RTP doping step illustrated by Block 1f of FIG. 1A, ensures a reduction in depletion layer thickness during operation, and a restoration of

conductivity which may be initially lost during formation of the HSG surface layer  
21b.

Referring now to the graph of capacitance versus voltage in FIG. 5, a consequence of raising the RTP doping sustainment temperature on the capacitance of  
5 a preferred HSG capacitor can be illustrated. Here, the surface of the lower electrode was doped with phosphine gas through RTP. The flow rate of the phosphine gas was set at about 270 sccm, and the RTP chamber pressure was held at about 120 torr. The sustainment duration was also set at about 300 seconds. The sustainment temperature was achieved by ramping temperature at a rate of about 10°C/sec from a standby  
10 temperature of about 620°C. As illustrated by curve 5a of FIG. 5, no change in capacitance occurred when the sustainment temperature was set at 800°C, 825°C or 850°C. However, as the sustainment temperature was increased to 875°C (at a ramping rate of 10°C/sec), the overall capacitance, as illustrated by curve 5b, degraded because the single crystal grains in the HSG surface became deformed. As  
15 determined by the inventors herein, reducing the ramping rate to about 2°C/sec for sustainment temperatures greater than about 850°C (up to 900°C) prevented the grain deformation and the reduction in capacitance illustrated by curve 5b.

Referring now to FIG. 6, a curve of capacitance versus voltage is illustrated for a HSG capacitor formed using a LPCVD doping method, as described above.  
20 Here, the surface of the lower HSG electrode was doped at a furnace temperature of about 700°C, a phosphine flow rate of about 900 sccm was established in the CVD chamber at a chamber pressure of about 1.5 torr. The duration of the LPCVD doping step was about 3 hours. Again, the results were favorable and similar to the RTP method, yielding a ratio of  $C_{min}/C_{max}$  (1.7nF/1.6nF) of greater than 1.0.

25 According to a further aspect of the present invention, the application of  $PH_3$  to increase the impurity concentration in the HSG surface layer may be performed using a plasma discharge process at a low pressure of about 0.5-1 torr. Depending on the reaction environment, the radio frequency (RF) power to sustain the plasma can be as high as 2000 Watts, but is typically only about 100w, and the  $PH_3$  flow rate can be  
30 set at a value between about 1 and 500 sccm for a corresponding duration between about 60 minutes and 1 second. The typical flow rate is about 300 sccm. Each of the above-described doping steps (RTP, LPCVD and plasma), may be followed by an annealing process.

FIG. 8 illustrates an exemplary embodiment of a multi-chamber apparatus in which a transfer chamber **84** operates to transfer the substrate having a conductive pattern layer **21a** thereon from a first chamber **80** to a second chamber **82** while maintaining the same pressure environment in all three chambers. In the apparatus, the first chamber **80** is used to form the HSG surface layer **21b** on the conductive layer pattern **21a**, perform doping through plasma ( $\text{PH}_3$ ) discharge, and anneal the doped HSG surface layer **21a**. The substrate is then transferred to the second chamber **82**, without breaking vacuum. In the second chamber **82**, a silicon nitride ( $\text{SiN}$ ) layer and a top oxidation layer are deposited to form a dielectric layer.

Referring now to FIGS. 9A and 9B and Block 1g of FIG. 1, additional aspects of the present invention will be described. According to this embodiment, a diffusion barrier layer **22** is formed between a phosphorous-doped HSG surface layer **21b** and a dielectric layer **23**. As determined by the inventors herein, the diffusion barrier layer **22** improves the characteristics of capacitors by inhibiting out-diffusion of dopant impurities from the HSG surface layer **21b** to the dielectric layer **23**, during subsequent processing. In contrast to a reaction barrier, which may only prevent two materials from reacting with each other to produce a potentially harmful byproduct, a diffusion barrier layer should be of sufficient thickness to prevent reaction and prevent atomic migration between two adjacent regions. For example, certain dielectric materials, such as tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), are advantageous as capacitor dielectric materials because they have high dielectric strengths (i.e., have high dielectric constants).

However, steps to form such dielectric materials on silicon-based conductive layers may require high thermal treatments and such thermal treatments may cause adverse reactions between these dielectric materials (e.g.,  $\text{Ta}_2\text{O}_5$ ) and the underlying silicon-based conductive layers. For example, reactions between  $\text{Ta}_2\text{O}_5$  and silicon may cause the formation of a parasitic silicon dioxide ( $\text{SiO}_2$ ) layer which can lead to a reduction in the surface area of the HSG surface layer **21b** and reduce the effective dielectric strength of the combined dielectric layer including the parasitic layer (with relatively low dielectric strength) and the  $\text{Ta}_2\text{O}_5$  layer. The diffusion barrier layer **22** should also be of sufficient thickness to prevent out-diffusion of dopant impurities from the HSG surface layer **21b** having a high dopant concentration therein) to the dielectric layer **23**, because such out-diffusion can reduce the conductivity of the lower capacitor electrode and thereby adversely impact capacitance stability (i.e., the

Cmin/Cmax ratio). Thus, techniques to prevent impurity out-diffusion from the HSG surface layer include selecting a diffusion barrier as a material which is relatively nonreactive with silicon or the selected dielectric material, has sufficient thickness to prevent reaction between the HSG surface layer **21b** and the selected dielectric layer **23** and has sufficient thickness to prevent appreciable out-diffusion of dopants from the HSG surface layer **21b**. Preferred diffusion barrier materials include silicon nitride (SiN).

According to another preferred aspect of the present invention, the diffusion barrier layer **22** may be formed using a chemical vapor deposition (CVD) step. This CVD step may be performed in a cluster CVD apparatus containing a load-lock mechanism and a vacuum control device. In particular, after formation of the HSG surface layer **21b** (and the removal of any native oxide layer thereon, if necessary), a SiN diffusion barrier layer **22** may be deposited by injecting a combination of gases, including ammonia, dichlorosilane ( $\text{Si}_2\text{H}_2\text{Cl}_2$ ) as a precursor, and hydrogen, into a CVD chamber maintained at a temperature of about 650°C. The flow rates of ammonia,  $\text{Si}_2\text{H}_2\text{Cl}_2$ , and hydrogen may be set at levels of about 900 sccm, 30 sccm, and 20 slm (standard liters per minute), respectively. The CVD chamber pressure is also preferably set at a level of 100 torr. As will be understood by those skilled in the art, these parameters, such as temperature, pressure, and flow rates may change depending on the type processing apparatus used.

The diffusion barrier layer **22** may be formed to have a thickness in a range between about 5 Å and 100 Å. Here, a barrier layer **22** of substantial thickness may be preferred to inhibit out-diffusion and parasitic reaction between the HSG surface layer **21b** and the dielectric layer **23**, however, increases in diffusion barrier layer **22** thickness may result in a reduction in capacitance if the diffusion barrier layer **22** is made of a material having a lower dielectric strength than the dielectric strength of the selected dielectric layer **23** and/or if the combined thickness of the diffusion barrier layer **22** and dielectric layer **23** exceeds a desired level. For example, FIG. 11 illustrates curves of capacitance versus voltage for capacitors having CVD silicon nitride diffusion barrier layers **22**. Each graph corresponds to a capacitor having a lower electrode surface area of about 89600  $\mu\text{m}^2$ . Curve 38 of FIG. 11 illustrates capacitance versus voltage characteristics for a capacitor having a 20Å thick silicon nitride diffusion barrier layer **22**. Curves 36 and 37 illustrate capacitance versus voltage characteristics for capacitors having silicon nitride diffusion barrier layer **22**

thicknesses of 10 Å and 15 Å. To achieve optimized capacitance characteristics, the diffusion barrier layer **22** should have a thickness in a range between about 10 Å and 30 Å, to sufficiently prevent expansion of a depletion layer formed within the lower electrode **21** by preventing out-diffusion from the HSG surface layer **21b**. As indicated previously, an expansion of the depletion layer may adversely impact capacitance stability when the voltage across the capacitor is reversed.

According to another aspect of the present invention, the barrier layer **22** may be formed by initially forming a first layer of silicon nitride using a rapid thermal nitridation (RTN) process on the HSG surface layer **21b** and then forming a second layer of silicon nitride on the first layer, using a CVD method. Formation of the first layer of silicon nitride may occur by applying a compound gas, such as ammonia (NH<sub>3</sub>), at high temperature to the HSG surface layer **21b**. The silicon atoms required for formation of the first layer may be provided by the HSG surface layer **21** which means that a separate silicon source is not required for RTN processing. However, removal of silicon from the HSG surface layer **21** may result in a reduction in the surface area of the lower capacitor electrode and a concomitant reduction in capacitance.

As determined by the inventors herein, RTN processing also reduces the amount of leakage current which may occur when the lower capacitor electrode **21** is formed with an uneven or three dimensional electrode surface. Also, due to fast reaction time, RTN processing may inhibit heat related out-diffusion of dopants from the HSG surface layer **21b**. In contrast, CVD processing may result in greater out-diffusion because the duration of CVD processing is typically greater than RTN processing. Moreover, if RTN processing does not provide a first layer of silicon nitride having a sufficient barrier layer thickness, the second layer of silicon nitride may be formed to provide this additional thickness. Accordingly, RTN processing may be provided to inhibit out-diffusion and improve leakage current characteristics and then CVD processing may be followed to provide additional thickness to the nitride barrier layer **22**.

According to a further aspect of the present invention, the barrier layer **22** may also be doped in-situ with a first conductivity type dopant (e.g., phosphorus) to further prevent out-diffusion of first conductivity type dopants from the HSG surface layer **21b** by preventing the formation of a negative dopant gradient across the interface between the HSG surface layer **21b** and the barrier layer **22**. Here, a doped RTN

process and/or doped CVD process may be performed to further inhibit diffusion of dopant impurities from the HSG surface layer **21b** to the barrier layer **22**.

In the event a doped RTN process is used, a first conductivity type impurity source, such as  $\text{PH}_3$ , and a reaction (i.e., nitride) source, such as  $\text{NH}_3$ , may be applied  
5 over the HSG surface layer **21b** to form a phosphorous-doped silicon nitride ( $\text{SiN}$ ) diffusion barrier layer **22**. In the event a doped CVD process is used, a combination of source gases for both  $\text{SiN}$  and the desired dopant may be vapor deposited over the HSG surface layer **21b**. As described above, this latter method of forming a silicon nitride barrier layer **22** results in no consumption of silicon from the surface of the  
10 HSG surface layer **21b**.

In the doped RTN process, the HSG surface layer **21b** may be exposed in a chamber to  $\text{PH}_3$  and  $\text{NH}_3$  gases so that a phosphorous-doped  $\text{SiN}$  diffusion barrier layer **22** is formed. Here, the  $\text{NH}_3$  gas is provided to react with the silicon in the HSG surface layer **21b** and form a first silicon nitride layer and the  $\text{PH}_3$  gas provides the  
15 phosphorous dopant to this layer. The chamber may be maintained at a pressure in the range of about 5 to 500 torr and the temperature may be set at a level in a range between about 500 and 900°C. The doped CVD process may be conducted in a CVD chamber, by exposing the HSG surface layer **21b** to  $\text{SiH}_4$  (or  $\text{SiH}_2\text{Cl}_2$ ),  $\text{PH}_3$  and  $\text{NH}_3$  gases. The CVD reaction chamber may be maintained at a pressure in the range of  
20 0.1 to 200 torr and at a temperature in the range of 550 to 850°C.

According to still another aspect of the present invention, a rapid thermal oxidation (RTO) process may be performed to enhance the electrical properties of the nitride barrier layer **22**. In this process, the diffusion barrier layer **22** is exposed to oxygen and nitrogen gases (each at a rate of about 8 slm) for about 120 seconds. The  
25 RTO process may be conducted in a heated chamber while maintaining the wafer at a temperature of about 850°C.

Following the formation of a diffusion barrier layer **22**, a dielectric layer **23** is formed on the diffusion barrier layer **22**. In the preferred embodiment, a dielectric layer comprising a high dielectric material, such as tantalum oxide ( $\text{Ta}_2\text{O}_5$ ), is formed  
30 on the barrier layer **22**. This dielectric layer **23** may be formed using a CVD technique, by exposing the barrier layer **22** to a  $\text{Ta}(\text{OC}_2\text{H}_5)_5$  precursor and oxygen at rates of about 300 sccm and 1 slm, respectively. Here, a CVD reaction chamber can be maintained at a temperature of about 410°C, and a pressure of about 400 milli-torr. Typically, the desired thickness of the CVD-deposited  $\text{Ta}_2\text{O}_5$  dielectric layer **23** is



about 60 Å. The dielectric layer **23** is then subjected to a densifying process to, among other things, improve the physical properties of the diffusion barrier layer **22** thereunder. The densifying process may involve applying dry oxygen over the dielectric layer **23** for about 30 minutes in a reaction chamber, which is maintained at a temperature of about 800°C. The densifying process may force out any undesirable impurities in the Ta<sub>2</sub>O<sub>5</sub> dielectric layer **23**, such as carbon, and improve the physical properties of the SiN barrier layer **22**.

The dielectric layer **23** may also be formed by forming multiple layers of Ta<sub>2</sub>O<sub>5</sub> and conducting a UV-O<sub>3</sub> treatment process on each layer before forming the next layer of Ta<sub>2</sub>O<sub>5</sub> thereon. For example, after a first Ta<sub>2</sub>O<sub>5</sub> layer is formed (typically having a thickness of about 30 Å), a UV-O<sub>3</sub> process may be performed by irradiating the first Ta<sub>2</sub>O<sub>5</sub> layer with ultra-violet light for about 15 minutes in a reaction chamber heated to about 300°C and filled with ozone gas. The same process is then repeated after a second Ta<sub>2</sub>O<sub>5</sub> layer (having a thickness of about 30 Å, for example) has been formed on the first Ta<sub>2</sub>O<sub>5</sub> layer. Finally, the dual dielectric layer **23** may be exposed to dry oxygen for about 30 minutes at a temperature of about 800°C. The densifying process may also be performed using a rapid thermal annealing process, which includes a N<sub>2</sub>O gas at a chamber temperature of about 800°C, or a wet oxidation technique.

As an additional step in forming a capacitor, an upper electrode **24** is formed over the dielectric layer **23**. One of the preferred materials for the upper electrode is titanium nitride. Other materials include tungsten nitride, a bi-layer of titanium nitride and a refractory metal silicide, a bi-layer of titanium nitride and poly-silicon, a multi-layer combination of titanium nitride and a plurality of refractory metal layers thereon, or a multi-layer combination of titanium nitride and a plurality of polycide layers thereon.

Referring now to FIG. 10, graphs of capacitance versus voltage are provided for capacitors formed in accordance with the present invention. Each graph corresponds to a capacitor having a lower electrode surface area of about 89600 μm<sup>2</sup>. Curve 30 corresponds to a capacitor having a silicon nitride diffusion barrier layer **22**, which was treated using RTO, and a tantalum oxide dielectric layer **23**. Curve 32 corresponds to a CVD-formed SiN diffusion barrier layer **22** without the RTO process. Curve 34 corresponds to another CVD-formed SiN layer **22** followed by an RTO process. Each of the SiN diffusion barrier layers **22** corresponding to curves 32

and 34 had a thickness of about 20 Å. By comparison, the SiN barrier layer 22 corresponding to curve 30 had a thickness of only about 6 Å. The results indicate a significantly more stable Cmin/Cmax ratios (0.94 and 0.92) for the capacitors that have thicker CVD-SiN barrier layers 22 (see, curves 32 and 34) versus the RTN capacitor having a relatively thin barrier layer 22 (see, curve 30) which only had a Cmin/Cmax ratio of 0.75. Curve 34 shows yet a further improvement in overall capacitance where the diffusion barrier layer 22 has been treated with an RTO process.

Referring now to FIG. 12, graphs of capacitance versus voltage are provided for capacitors having Ta<sub>2</sub>O<sub>5</sub> dielectric layers 23. Each graph corresponds to a capacitor having a lower electrode surface area of about 89600 μm<sup>2</sup>. Curve 40 corresponds to a capacitor having an undoped SiN diffusion barrier layer 22 formed using RTN. The RTN process was performed for about 1 minute at a temperature of about 850°C, and the flow rate of NH<sub>3</sub> was about 0.9 slm. Curve 42 corresponds to an in-situ phosphorous-doped SiN diffusion barrier layer 22 formed using RTN. The flow rates of the dopant source, PH<sub>3</sub>, and the reaction source, NH<sub>3</sub>, were about 450 sccm and 0.9 slm, respectively. Here, the duration of the RTN process was about 1 minute, and the chamber temperature at the wafer level was about 850°C. Curve 44 corresponds to a phosphorous-doped CVD SiN barrier layer 22. The flow rates of SiH<sub>2</sub>Cl<sub>2</sub>, NH<sub>3</sub>, PH<sub>3</sub> were about 30 sccm, 0.9 slm, and 450 sccm, respectively. The temperature of the reaction chamber at the wafer level was about 750°C. Curve 46 corresponds to a capacitor having a composite SiN barrier layer 22, with the first layer formed using RTN and the second layer formed using a CVD process. The first layer (RTN-SiN) was formed in accordance with the above-described process steps for curve 42, and the second layer (CVD-SiN) was formed in accordance with the above-described process steps for curve 44. The results indicate consistently more stable Cmin/Cmax ratios for capacitors including doped diffusion barriers - curves 42, 44 and 46 corresponding to ratios of 0.97, 0.97, and 0.98, respectively. The results further indicate generally greater overall capacitance for the doped barriers (curves 42, 44 and 46). The un-doped RTN response in curve 40 resulted in relatively lower ratio of 0.77.

In the drawings and specification, there have been disclosed typical preferred embodiments of the invention and, although specific terms are employed, they are

used in a generic and descriptive sense only and not for purposes of limitation, the scope of the invention being set forth in the following claims.